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Abstract—In this paper, a three-electrode, low power 
potentiostat for biomedical and chemical sensor applications is 
implemented. A modified regulated cascode current mirror 
employing split length technique is used as an interface 
between the potentiostat circuit and sensor electrode, resulting 
in better performances in terms of input and output 
impedances, linearity, bandwidth and gain. The potentiostat is 
implemented for both single-ended and fully differential 
configurations using UMC 65 nm CMOS technology, having 
chip areas of 0.014 mm2 and 0.086 mm2, respectively. The 
circuit results in detection of reduction-oxidation (redox) 
current of 50 nA to 4.8 µA and 0.1 nA to 7.2 µA, while 
consuming power of (0.06 to 3) µW and (1.2 to 18) µW for 
single-ended and differential potentiostat configurations, 
respectively. Differential potentiostat results in better linearity 
and dynamic range than single ended.    
 
Index Terms—Amperometric Sensor; Current Mirror; 





Recent interests and developments in Lab on Chip (LOC) 
concept and ubiquitous computing has reinforced the 
demand of implantable and fully integrated sensors for 
chemical and biological applications inside human body. 
Amperometric electrochemical sensors (AES) are 
commonly used in pH level detection, neural recording, 
DNA identification, glucose determination or protein 
classification or lactose variation in blood streams [1]. An 
AES is a three-electrode device, as shown in Figure 1, 
consisting of a working electrode (WE), a reference 
electrode (RE) and a counter electrode (CE) or auxiliary 
electrode (AE). The CE supplies the required current for an 
electrochemical reaction at WE and RE measures the 
potential developed across the solution [2]. The performance 
of AES is not only impelled by microelectrode material and 
structures, but also by its electrical operating conditions. A 
potentiostat acts as a control amplifier ensuring that no 
current flows through RE, while maintaining the potential 
across RE and WE static. The sensor output is readout as the 
current flowing through CE and WE. Therefore, the AES 
requires a decent potentiostat as a part of CMOS smart front 
end along with the analog-to-digital converter (ADC). 
Recently, many current-based potentiostat topologies have 
been developed to achieve low power dissipation, higher 
accuracy and smaller die areas [2-6]. The main principle of 
these current-based potentiostats is to sense the AES current 
(Isensor) and mirror it to output, where this mirrored current 
(Imirror) is measured, and then given to trans-impedance 
amplifier (TIA) for amplification. The primary design issues 
related to the current copying circuits are: mismatch errors 
between the transistors; minimum input voltage (VMIN) for 
devices to work in active region; and, equivalent output 
impedance (rout). In this paper, a modified regulated cascode 
current mirror is adopted which outperforms the 
performance of the present potentiostat replicating circuits. 
The potentiostat is realized in 65 nm CMOS technology 
with both single ended (SE) and fully-differential (FD) 
output TIA configurations. 
 
 
Figure 1: A three-electrode AES with potentiostat. 
 
A concise recapitulation about the literature and present 
potentiostats topologies used in electrochemical sensors is 
presented in Section II. In Section III, the operation of 
proposed SE potentiostat is described followed by FD 
topology. Section IV summarizes the post-layout simulation 
results and comparison is done between SE and FD 
potentiostat configurations. Finally, section V concludes 
with the summary. 
 
II. REVIEW OF EXISTING TOPOLOGIES OF AES 
 
The amperometric electrochemical sensors employ a two 
or three electrode arrangement and are extensively used as a 
complete or an integral part of chemical and biomedical 
sensing elements. These are treated as a subclass of 
voltametric electrochemical sensors whose operation 
depends on the electrolyte concentration and the 
corresponding sensor current (Isensor) and potential developed 
[2]. A schematic of three electrode AES and its simplified 
electrical equivalent model is shown in Figure 2. The 
solution impedances are neglected due to their small values 
while as the faradic resistances of CE and WE are 
represented by Rc and Rw, respectively. The capacitances 
associated with these resistors are represented by CC and Cw. 
The faradic reaction induced between the electrode and 
solution and the resistance of WE (Rw) is given by: 
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Figure 2: (a) Three electrode AES, (b) Electrical equivalent model [3]. 
A typical potentiostat for AES is shown in Figure 3. 
When the reduction-oxidation (redox) voltage across RE and 
WE become equal to the redox potential of analyte 
concentration, a current (Isensor) gets generated which is 
proportional to the concentration of analyte. The output 
swing of the operational amplifiers (op-amps) limits the 
output range of the AES. Also, the three op-amps result in 
more power consumption and area. 
 
Figure 3: SE Potentiostat. 
With an endeavor to develop miniature implantable AES, 
the usage of op-amps was reduced. In this regard, most of 
the potentiostats reported recently use op-amps only as 
control amplifiers [1], [3-6],  [8-10]. The Isensor is amplified 
and processed using current mirrors. In [3],  ]a current based 
technique in which a simple current mirror (SCM) is used 
for copying the sensor current and then the copied current is 
measure instead of the sensor current directly, as shown in 
Figure 4. The transistors MO1 and MO2 are prone to 
mismatches resulting in poor accuracy. Also, the MO1 
adding one more stage to the control amplifier results in 
stability issues. One more configuration is reported in [3], 
where a drive transistor (M1) acts as a voltage follower thus 
mitigating the stability issues but results in decrease of Vgs 
of M1 which in turn reduces the output swing at CE. In [4] 
and [5], shown in Figure 5(a), Wilson current mirror is used 
as a current buffer for improving the accuracy but results in 
low output impedance and higher VMIN. In [6], shown in 
Figure 5(b), a wide swing cascode current mirror is used to 
achieve higher matching, accuracy and low power 
consumption but results in increase of VMIN.   
 
Figure 4: A potentiostat with (a) positive Ei, and (b) negative Ei [3]. 
 
Figure 5(a): Low input impedance based potentiostat [4]. 
 
Figure 5(b): High accuracy based potentiostat[6]. 
 
III. PROPOSED POTENTIOSTAT TOPOLOGY 
 
The purpose of implementing this topology is to improve 
the performance of the present potentiostat topologies by 
replacing the present current copying circuits with a circuit 
having superior performances. 
 
A. Single Ended Potentiostat 
The block diagram of single-ended (SE) potentiostat 
topology is shown in Figure 6. The control amplifier (OP1) 
sources or drives the current into or from the CE, 
maintaining the voltage between RE and WE same as 
voltage bias (Vbias). The current mirror copies the sensor 
current from the CE and later gives it to amplifying part 
which converts it into voltage signal. The highlights of this 
topology are: RE is directly connected to input of OP1, thus 
blocking the current flow into RE; The connection between 
the output of OP1 and gate terminal of mirror transistor 
prevents the loading of OP1 due to large capacitor of CE; 
Finally, the noise level at the output of TIA gets reduced 
because of direct connection between WE and VDD. 
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Figure 6: Block Diagram of SE potentiostat. 
 
1. Amperometric Electrochemical Sensor 
In AES applications, the potentiostat circuit uses three 
electrodes electrochemical cell for sensing the signal, as 
explained in Section II. The equivalent circuit of AES is 
shown in Figure 2(b). The impedance of the electrochemical 







The transfer function of the SE potentiostat with 
electrochemical cell can be expressed as: 
 
           (5) 
 
where  and  are impedances between CE-RE 
and RE-WE respectively. Typically, , and 
. In this work,  can vary from 100KΩ to 10MΩ, 
= 1KΩ, = 1µF and =1nF. 
 
2. Amperometric Electrochemical Sensor 
In the MOS current mirrors like simple, cascode and 
Wilson, the value of VMIN become larger when the output 
resistance is increased. One circuit that reduced VMIN while 
increasing rout is the regulated cascode (RGC) current 
mirror. The regulated cascode consists of M2, M3 and M4. 
M1 and M2 forms a simple current mirror (SCM); however, 
because of M4, the value of VDS2 will not be much different 
than VDS1, resulting in good accuracy. M5, M6 and M7 
provide a bias current for M4, which tracks the output 
current (Imirror). M6 and M7 also mitigate the mismatch 
effects. For ID4 to track the Imirror, the value of VGS2 is kept 
large enough at higher Imirror, so that M2 is always in 
saturation. The schematic of the RGC along with improved 
circuit is shown in Figure 7. In order to further increase the 
output impedance, the split-length technique is used. The M3 
acts as a self cascode transistor with large effective channel 
length. M3a is in saturation whereas M3b can be in saturation 
or triode region. In this case, M3b acts as a resistor working 
in triode region. For proper operation, the aspect ratio 
( ) of M3a is greater than that of M3b. The small signal 
equivalent circuit of RGC and modified RGC and the 
circuits for the calculation of output impedance of RGC and 
modified RGC are shown in Figure 8 and Figure 9, 
respectively. 
















Figure 7: Simple and Modified RGC current mirror. 
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Figure 8(a): Small signal equivalent of simple RGC. 
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Figure 8(b): Small signal equivalent of Modified RGC. 
 
3. Amperometric Electrochemical Sensor 
The output impedance of RGC can be calculated from 
Figure 9(a), using Kirchhoff's current and voltage laws 
(KCL and KVL) at ports (a), (b) and (c). Therefore, we get 
 
 (7) 









where  is the source terminal voltage of M3.  
From the above equations, the output impedance of RGC 
is given as: 
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Figure 9(b): Equivalent circuit of modified RGC for output impedance 
calculation. 
The output impedance of modified RGC can be 
calculated from Figure 9(b). Using KCL and KVL at nodes 
(a), and (c), we get: 
 
           (13) 
      (14) 
 
At nodes (b) and (d), the node voltages are given by: 
 
            (15) 
    (16) 
 











Equation (19) can be represented as: 
 





                          
(21) 
 
Comparing Equation (12) and Equation (20), it is 
concluded that the output impedance of the modified RGC is 
more than that of simple RGC. A comparison of 
performances of different MOS current mirrors is given in 
Table 1.  
 
Table 1 
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B.   Transimpedance Amplifier 
For the conversion of current to voltage, a resistive type 
transimpedance amplifier (TIA) with negative feedback, 
shown in Figure 10, is employed. The TIA should be highly 
linear and the output voltage of TIA should not saturate 
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within the desired range of input current (Isensor) [7]. A T-
network resistor is used as negative feedback which 
minimizes the effects of varying transconductance (gm) of 
transistor and also conceals the variation of open loop gain 
with the input level, resulting in good linearity. The resistive 
T-network increases the gain while maintaining the same 




















Figure 10: A resistive-type SE TIA. 
C.   Complete Single Ended Potentiostat Configuration 
The complete circuit configuration of SE potentiostat for 
AES is shown in Figure 11. The cell voltage (Vcell) between 
WE and RE is supervised by a control amplifier (OP1) 
stage. The output of OP1 forms a negative feedback loop at 
RE through gate terminal of current mirror, making a virtual 
short at RE, thus controlling the voltage at RE terminal. For 
improving the stability of AES, the CA is implemented 
using a simple folded cascode amplifier, because of its 
tunable dominant pole. From Eq 1, the Vbias  and VDD should 
be strictly matched. Therefore, the Vbias is obtained from 
VDD by using voltage divider concept (Ma and Mb). The 







































Figure 11: Complete circuit configuration of SE potentiostat. 
The noise has a less impact on the cell potential (Vcell) due 
to the presence of very large impedance between solution 
under test and WE. However, at the output of circuit, the 
noise affects the detectable signal range. For the sake of 
simplicity, the flicker noise has not been taken into 









The circuit diagram of FD potentiostat is shown in Figure 
12. The operation of this topology is similar to SE 
potentiostat configuration except the output voltage, which 
is differential in this case. The FD potentiostat is majorly 
used in fully- differential data converters [7]. A differential 
current is generated from the RGC current mirror for the 
differential input of TIA. For proper conversion of sensor 
current to voltage at output (Vo+ and Vo-), a resistive T- 
network is used as negative feedback. A three-stage 
amplifier (OP2) is employed, as shown in Figure 13, for 
wider dynamic output voltage range. The gain of this 
amplifier is given by: 
 
                                                                  (26) 
where               (27) 
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Figure 13 (a):  Amplifier in FD TIA, and (b):  CMFB circuit. 
IV. RESULTS AND DISCUSSIONS 
 
The potentiostat circuit is designed using 65 nm CMOS 
standard process. The layout of both the SE and FD 
potentiostats is shown in Figure 14. The total area for SE 
and FD configuration are 0.014 mm2 and 0.086 mm2, 
respectively (excluding the ESD pads). 
The DC response of RGC and modified RGC is shown in 
Figure 15. It is concluded that the RGC and modified RGC 
have similar characteristics. The output voltage swings from 
1 V to 0.65 V, approximately for both the configurations. 
Therefore, the operating conditions for both the circuits are 
same. Figure 16, shows the output impedance of RGC and 
modified RGC. The output impedance of modified RGC is 
much greater than the simple RGC.  
 
 
Figure 14 (a): Layout of SE potentiostat. 
 
Figure 14 (b): Layout of FD potentiostat. 
The loop gain of SE TIA is 113.36 dB and that of FD TIA 
is 78.5 dB with a phase margin of 73 degrees. The noise 
performance of both the TIA configurations is shown in 
Figure 17. At DC level, the SE TIA has an input inferred 
noise of 126 pV2/Hz and that of FD TIA is 357 pV2/Hz. 
The typical values of model resistors and capacitors for an 
electrochemical cell are given in Section II. All these values 
are kept constant except RWE. In order to generate multiple 
input sensor currents through RE, the RWE is varied from 
270KΩ to 10MΩ. The potentiostats (including TIA) works 
at 1-V power supply having a power consumption of (0.06-
3) µW and (1.2-18) µW for SE and FD circuits, 
respectively. The post layout simulation reveals that the 
dynamic detectable range for SE potentiostat is 50 nA to 4.8 
µA, and that of FD potentiostat is 0.1 nA to 7.2 µA. Also, 





Therefore, the dynamic range of FD circuit is more than that 
of SE circuit. 
 
 
Figure 15: DC response of RGC and modified RGC amplifier. 
 
Figure 16: Variation of output impedance of RGC and modified RGC 
with frequency. 
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Figure 17: Input referred noise performance of SE and FD TIAs 
configurations 
Figure 18, depicts the accuracy of (VRE/VREF) which 
fluctuates from 0.99995 to 0.9997, when the RWE is varied 
from 270 KΩ to 10 MΩ. It is concluded, that the feedback 
loop across RE electrode and control amplifier (OP1) works 
well to keep VREF equal to VRE. The percentage current error 
is found for the  potentiostat with sensor current range of 10 
pA to 10 µA. As can be seen from Figure 19, the 
potentiostat results in a maximum error of 0.35m for sensor 
current of 10 µA. Table 2 gives a comparison of the 
performance of  proposed topology with the recent works. 
The proposed potentiostat circuit for AESs has a wider 
sensor current range, besides having low power 
consumption and area with acceptable linearity.  
 
 
Figure 18: Accuracy of VRE/VREF 
 




In this paper, a 1-V potentiostat is developed and 
implemented in 65nm CMOS process. The proposed 
potentiostat introduces a modified regulated cascode current 
mirror for replication of sensor current to a readout circuit. 
The modified RGC resulted in higher output impedance, 
smaller VMIN and good linearity. The potentiostat has a 
detectable current sensor range of 50 nA-4.8 µA for SE 
potentiostat and 0.1 nA-7.2 µA for FD potentiostat, 
respectively. The circuit has an area of 0.014mm2 and 
0.086mm2 and power consumption of (0.06- 3) µW and 
(1.2-18) µW for SE and FD configurations, respectively. 
The potentiostat is suitable for implantable or portable 
biomedical and chemical sensor applications. Also, the 
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 Table 2 
Comparison with Related Works 
 
 [1] [3] [9] [10] This Work* 
Year 2015 2009 2009 2015 2016 
Process (µm) 0.35 0.18 0.18 0.5 0.065 0.065 
Supply Voltage (V) 1 1.8 1.8 1.8 1 1 
Detector Sensor 
Range 
70nA-2.6µA 1nA-1µA 1nA-6µA 10nA-2µA 50nA-4.8µA 0.1nA-7.2µA 
Power Consumption 
(µW) 
22 50 12.3 3.5-10 0.06-3 1.2-18 
Readout Circuit SE SE FD SE SE FD 
Output Signal Frequency Frequency Voltage Frequency Voltage Voltage 
Core Area 0.13mm2 0.02mm2 0.04mm2 0.06mm2 0.014mm2 0.086mm2 
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